This paper presents new techniques to evaluate the energy and delay of flip-flop and latch designs and shows that no single existing design performs well across the wide range of operating regimes present in complex systems. We propose the use of a selection of flip-flop and latch designs, each tuned for different activation patterns and speed requirements. We illustrate our technique on a pipelined MIPS processor datapath running SPECint95 benchmarks, where we reduce total flip-flop and latch energy by over 60% without increasing cycle time.
I. INTRODUCTION
Flip-flops and latches (collectively referred to as timing elements in this paper) are heavily studied circuits, as they have a large impact on both cycle time and energy consumption in modern synchronous systems [1] - [9] . Previous work has focused on the energy-delay product of timing elements (TEs), but real designs include many TEs that are not on the critical path and this timing slack can be exploited by using slower, lower energy TEs. Instead of simultaneously optimizing for delay and energy, critical TEs should be optimized to reduce delay and noncritical TEs should be optimized to reduce energy. For example, [10] used different structures for critical and noncritical flip-flops in the context of a logic synthesis design flow.
Previous work often measured energy consumption using a limited set of data patterns with the clock switching every cycle [2] - [6] , [8] , [9] . But real designs have a wide variation in clock and data activity across different TE instances. For example, low-power microprocessors make extensive use of clock gating [11] , [12] resulting in many TEs whose energy consumption is dominated by input data transitions rather than clock transitions. Other TEs, in contrast, have negligible data input activity but are clocked every cycle.
In this paper, we show significant energy savings when each TE instance is selected from a heterogeneous library of designs, each tuned to a different operating regime. We use detailed energy analysis to compare a number of TE designs, including designs that exploit particular combinations of signal activity and timing slack. We gather statistics on TE activity in a pipelined MIPS microprocessor running SPECint95 benchmarks and show that activity-sensitive TE selection can reduce total TE energy without increasing cycle time. To the best of our knowledge, this paper is the first work that systematically exploits signal activity together with timing slack to reduce TE energy by selecting different structures.
II. LATCH AND FLIP-FLOP DESIGNS
Figs. 1 and 2 present schematics for the latches and flip-flops used in this paper. We restricted our designs to fully static structures with single-rail inputs and outputs. Where TEs had complementary outputs, we loaded only the selected output. We do not penalize inverting TEs (e.g., PPCLA) because, in general, it is not obviously preferable to have either true or complement output. To ensure design robustness, we required that circuits have input buffers to isolate input sources from any actively driven feedback nodes (e.g., PTLA). Also, for each TE design we sized both low-power and high-speed versions, identified by -lp and -hs suffixes, respectively. When choosing TEs for a real design library, other multiple factors come into play, including: input drive and output load, presence of differential inputs, desirability of complementary outputs, use of dynamic logic, robustness to clock skew and process variations, and the ability to provide time-borrowing. These factors will change the types of TE in a library, but we still expect activity-sensitive selection will help reduce energy.
Feasible TE designs are also dependent on the overall circuit layout and clocking strategies. In this paper, we target custom-designed bitsliced datapaths in which a global clock is distributed to local clock drivers for each multibit (e.g., 32-bit) flip-flop and latch. Each local driver has a clock gating input and generates both true and inverted clock signals, so clock inverters are not required in individual TEs (except for pulse generators in some pulsed latch designs).
PPCLA [see Fig. 1 (a)] is a transparent latch based on the PowerPC 603 design, which is known to be reasonably fast and energy-efficient [8] . PTLA [see Fig. 1(b) ] is a pass-transistor latch, chosen for its low clock load. SSALA [see Fig. 1 (c)] is a fully static differential sense amp latch, chosen for its low clock load. SSA2LA [see Fig. 1(d) ] is a minor variant of SSALA, with greater clock load but lower data transition energy when clock is gated. CPNLA [see Fig. 1 (e)] is PPCLA preceded by a clocked pseudo-nMOS input buffer, which reduces input data transition energy when the latch is closed. When the latch is transparent, the p-transistor in the clocked inverter acts as the pseudo-nMOS load and so dissipates considerable static power when the data input is high.
PPCFF [see Fig. 2 (a)] is a master-slave flip-flop using PowerPCstyle latch stages, known for low energy and delay [8] . SSAFF [see is SAFF with a modified output stage [6] to reduce delay for higher loads.
Pulsed latch structures employ an edge-triggered pulse generator to provide a short transparency window. Compared to master-slave flip-flops, pulsed latches have the advantages of requiring only one latch stage per clock cycle and of allowing time-borrowing across cycle boundaries. The major disadvantages of pulsed latch structures are the increased susceptibility to timing hazards and the energy dissipation of the local clock pulse generators. Pulse generators can be shared among a few latch cells to reduce energy, if care is taken that the pulse shape does not degrade due to wire delay, signal coupling and noise. We measured designs both with individual pulse generators and with pulse generators shared among four latch bits, in which case we divide the pulse generator energy among the four latch instances.
HLFF [see Fig. 2 (e)] operates as a pulsed transparent latch and is regarded as one of the fastest known flip-flop designs [1] . HLSFF [see Finally, CCPPCFF [see Fig. 2 (i)] is a conditional clocking flip-flop based on the design presented in [9] , which in turn is an improvement on [5] and [7] . The goal of this design is to reduce energy when the input data does not change by gating the clock within the flip-flop.
III. DELAY AND ENERGY CHARACTERIZATION
Our test-bench setup is similar to [8] . The data input was driven with a minimum-sized inverter which was itself driven by a loaded min-imum-sized inverter to generate realistic input signals. The clock inputs were designed to simulate a local clock buffer, and the clock drivers were sized to give equal clock rise and fall times for each TE design. The TE outputs were loaded with a 7.2 fF capacitance, simulating a fanout of four minimum-sized inverters (FO4-min). Other studies [4] , [6] , [8] use strong input drivers and much larger output loads (200 fF). However, we extracted capacitance values for a processor datapath (described in the following) including transistor gates and drains and wire substrate and coupling capacitances and found that over 40% of TEs have output loads less than the FO4-min load, over 60% have loads less than twice this amount, and none with loads over 60 fF. For brevity, we consider only one size of output load, but, in general, TE characterization should consider a variety of loads [14] .
TE designs were implemented in a TSMC 0.25-m CMOS technology. Layouts were extracted using the SPACE 2-D extractor [15] .
Tests were run under nominal conditions of V dd = 2.5 V and T = 25 C. Table I shows timing for both high-speed (hs) and low-power (lp) TEs obtained using HSpice. For latches, delay is defined as the D-Q propagation delay. For flip-flops, we used the minimum D-Q delay as proposed in [8] .
Traditionally, the power consumption of flip-flop and latch designs has been measured using an ungated clock and a small number of input activation patterns [2]- [6] , [8] , [9] . Instead, we adopt a more accurate methodology in which all possible states (e.g., clock value, input value, output value) of the TE are enumerated and the energy consumption of each state transition is measured [16] . We measured the energy consumption of each transition using HSpice and present a summary of this data in Section IV. Detailed results are available separately [17] .
IV. ENERGY ANALYSIS
We constructed several example waveforms, shown in Fig. 3 , to exemplify the different operating regimes for TEs. Tests 1 and 2 emphasize clock activity. Tests 3 and 4 emphasize data activity. Tests 5-7 exhibit high clock, input data, and output data activity. Test 8 has both clock and input data activity, but no output activity.
The calculated energy consumption for both high-speed and lowpower TEs for these example waveforms is shown in Table II (the minimum energy for each test is shown in bold). The optimal TE for each FIG. 3 regime varies considerably. Some designs perform extremely well in certain regimes, but extremely poorly in others. For example, in test 2 the low power SSAFF design uses eight times less energy than the HLFF structure, but in test 3 it uses seven times more energy. Another good example of a TE specialized for an operating regime is CPNLA. This latch design is by far the best choice for test 3, but by far the worst choice in all other cases.
These results also highlight the flaw in many prior TE analyses which test only a limited set of data activations with clock always ungated [2] - [6] , [8] , [9] . These studies typically look only at tests 5-7. The optimal TE choice may be very different, however, if tests 1-4 enter into consideration. Also, these studies have typically optimized TEs for energy-delay product. Our results show that if we size a design for high-speed and low-power separately, the energy usage can differ substantially. When the TE is not on a critical path, the low-power design should be used, and when timing is critical, the high-speed design should be used. If TEs are only optimized for energy-delay product, the result will be a slower circuit that burns more power.
V. PROCESSOR EVALUATION
To evaluate the effectiveness of designing with diverse flip-flop and latch structures, we tested our idea on a processor datapath. The design is a classic 32-bit MIPS RISC five-stage pipeline, including caches and system coprocessor registers. Aggressive clock gating is used to avoid clock transitions for the gated flip-flops and latches, and also to avoid spurious toggling of downstream functional units. The datapath contains 22 multibit flip-flops and latches, totaling 675 individual bits.
A fast cycle-accurate simulator [18] was used to count the relevant TE state transitions. The simulator tracks the input and output values of all blocks in the designs (flip-flops, adders, MUXes, etc.) and is cycle-accurate for both the high and low regions of the clock period. However, it does not accurately track the timing of signals and hence does not model glitches. Glitching activity would have the effect of increasing the input data activity for TEs and could possibly affect the optimal design choice. In low-power datapath designs, however, glitching activity is usually kept to a minimum.
For benchmarks, we chose five programs from SPECint95: perl(test, primes), ijpeg(test), m88ksim(test), go(20, 9) , and lzw (an optimized version of compress). In total, the benchmarks executed 1.71 billion instructions in 2.69 billion cycles. Fig. 4 shows a summary of the TE state transition counts obtained from simulation, presented as overall clock and input data activity. We see that various TEs have substantially different activation patterns, and that data activity tends to be very low, while clock activation is generally much greater. Table III shows the total TE energy breakdown in the processor datapath for the entire benchmark test set. For reference, the energy for the total datapath other than TEs was about 210 mJ for these tests. For each multibit TE, we show the energy for the fastest TE (HLFF-hs, PPCLA-hs), along with that for the lowest energy TE. We also include SSASPL-hs as a high-speed flip-flop option since it is only slightly slower than HLFF-hs (214 ps versus 204 ps) but uses much less energy. The figures in bold represent the TEs chosen when we use a high-speed-lowest-energy (HSLE) algorithm, in which a fast design is used for any timing-critical TE, and the design which results in lowest energy is used otherwise. When applying HSLE, if using slower TEs would cause a noncritical timing path to become critical, then we would use the fastest TE instead, but this did not arise in our processor design. In this study, we chose a single design for each multibit TE, and found that choosing the optimal design for each individual TE only improved results by less than 1%, as clock activity for all individual TEs in a multibit TE is identical and data activity tends to be similar.
The totals given show the energy for a fast design with homogeneous TEs, the saving achieved by transistor sizing using a homogeneous structure, and the saving using HSLE activity-sensitive selection. For flip-flops, HSLE selection reduces energy by 69% compared to a fast homogeneous design using HLFF-hs, and 52% compared to a design with transistor sizing. If we start with SSASPL-hs as the base case, the saving is 43% compared to a homogeneous design and 25% compared to a design with transistor sizing. For latches, the opportunity to save energy is reduced because they are simpler structures, and the fastest latch (PPCLA) is also quite energy efficient for the activation patterns in the datapath. Nevertheless, the energy saving with HSLE selection is 8.3% compared to a homogeneous design using PPCLA-hs, and 6.1% compared to a design using transistor sizing.
Overall, the savings we get for flip-flops and latches using HSLE activity-sensitive selection is 63% compared to a homogeneous design with HLFF-hs and PPCLA-hs and 46% compared to a design with transistor sizing. If SSASPL-hs is used as the base case flip-flop, the HSLE saving is 35% compared to a homogeneous design and 19% compared to a design with transistor sizing. Table III shows that several different TE structures are used in the optimized design, validating our hypothesis that a heterogeneous mix of TE structures can result in a lower energy design without degrading performance.
Designing with a heterogeneous mix of flip-flop and latch structures may have the disadvantage of complicating timing verification. However, advanced designs with clock gating already perform verification for each local clock independently [19] and, in this case, the added complexity is minimal. Additionally, many of the alternative TE structures are used on noncritical timing paths for which verification is usually simpler. A heterogeneous mix of TEs may also affect the glitching activity in a circuit. However, in datapaths this effect will be small since each multibit TE uses only one design, and critical TEs (for example, the ALU inputs) always use the fastest TEs available. In more irregular circuits, selecting different TEs could either increase or decrease the total glitching activity.
VI. CONCLUSION
Selecting flip-flop and latch instances from a large library of heterogeneous structures tuned for different local clock and signal activities enables a large energy saving compared to methodologies that enforce a uniform timing element structure. For a MIPS RISC processor design running SPECint95 codes, we determine that activity-sensitive selection of TEs results in a total TE energy reduction of 63% with no loss in performance compared to a high-performance design with homogeneous flip-flop and latch structures. Compared to a design which uses transistor sizing alone to reduce energy, activity-sensitive selection results in a further total TE energy reduction of 46%.
